Abstract -This paper presents a 2GS/s 10-bit CMOS digital-to-analog converter (DAC). This DAC consists of a unit current-cell matrix for 6MSBs and another unit current-cell matrix for 4LSBs, trading off between the precision and size of the chip. The Current Mode Logic (CML) is used to ensure high speed, and a double Centro-symmetric current matrix is designed by the Q 2 random walk strategy in order to ensure the linearity of the DAC. The DAC occupies 2.2×2.2 mm2 of die area, and consumes 790mw at a single 3.3V power supply.
I. INTRODUCTION
Digital-to-analog converters (DACs) are essential components of a large number of modern communication systems, such as wired and wireless transmitters, direct digital synthesis, arbitrary waveform generations, and local oscillators. In these applications, DACs, typically with 10-bit or higher linearity and sampling rates up to 1GSamples/s, are required. To meet these specifications, current-steering DACs and the technique of MOS Current-Mode Logic (CML) can be used, since they have an advantage of combining high conversion rate and high resolution.
Current-steering DACs are based on an array of matched current source which are unity decoded or binary weighted. Architecture variants are often used, such as the two-stage, the interpolated, and the segmented architectures. The difficulty to meet a certain intrinsic accuracy specification due to the random mismatches between the current sources, however, is the same for all architectures. For signal processing applications, the segmented architecture, that combines unity and binary weighted current cells, is the most often used for the following reason: it allows a tradeoff of reduction in the glitch energy and differential nonlinearity (DNL), with an increase in the decoding logic complexity and the overall layout area.
The design proposed in this work is a high-speed (up to 2GSamples/s) 10-bit intrinsic accuracy (no trimming, no calibration, or dynamic averaging) current-steering segmented architecture DAC implemented in a standard twin-well 4-metal layer 0.35μm CMOS technology. The main features of the DAC are discussed in the next sections. In Section II, an overview of the DAC architecture is presented. In Section III, the implementation of CMOS current mode logic is discussed. In Section IV, the main technique of the DAC layout is described, including Q 2 random walk strategy. In Section V, the simulation performances of the DAC are presented.
II. DAC ARCHITECTURE
For high-speed and high-resolution applications, the current source switching architecture is preferred since it can drive a resistive load directly without the need for a voltage buffer. A conventional high-performance DAC architecture used in such applications is shown in Figure 1 , the n-bit DAC consists of m thermometer(linearly) decoded most significant bits(MSBs), u thermometer decoded upper least significant bits(ULSBs), and l binary decoded lower least significant bits(LLSBs). The current sources are taken directly to a pair of resistive loads. Modern high-speed and high-resolution DACs all use variations of this basic architecture [1] - [3] . Assuming I unit is the unit current source, the output current is given by
Where n=l+u+m, a k (k=1, 1… l+u+m-1) is the digital signal input into the DAC In our design, the binary segment is omitted, then the 10-bit DAC is implemented as a segmented thermometer current DAC, which consists of two thermometer decoded parts: the m thermometer decoded most significant bits (MSBs) and the l thermometer decoded least significant bits (LSBs). Assuming I 0 is the unit current, the output current is given by Figure 1 . Conventional DAC architecture
The unit current of LSBs is I 0 , while the unit current of MSBs is 2 l I 0 . Thermometer decoding has the well-known advantages of monotonicity and reductions of glitch at major carries, but full thermometer decoded architectures are impractical to implement for high resolution, mainly because of the large core area. So we choose the segmented thermometer decoding architecture in order to reduce the decoding cells. The DAC we design consists of 6 MSBs and 4 LSBs. The input bits are respectively taken to the MSB and LSB thermometer decoding cells, which control the 36×16 current switch array. The current sources are taken directly to a pair of 50Ω resistors through the current switch array. Figure 2 gives a schematic representation of the realized chip.
III. CIRCUIT IMPLEMENTATION
The decoder has historically been the critical path which limits the conversion speed of DACs. Like emitter-coupled logic (ECL) commonly used in high-speed bipolar circuits, Current Mode Logic (CML) [4] which is a technique adapted from ECL is a good choice when high-speed circuits are implemented. Figure 3 shows the common representation of CMOS CML circuit, all of the currents in constant current source I 0 flow through one of the two branches, depending on the value of the differential pull down network (PDN), providing complementary output signals. The delay of the CMOS CML circuit can be approximated
Where ΔV is the output voltage swing, I0 denotes the current that flows through the current source, C L is the load capacitance, and R L is equivalent load resistance.
We take a CML buffer for an example. Figure 4 gives the schematic of a CML buffer. The simple square law voltage-current relationship for a CMOS transistor is (4)
Therefore, the input voltages v 1 can be written as (6) ( ) ( ) 
The term inside the brackets will have a peak value of two at some input voltage of v 1max . This voltage can be determined by setting the derivative of (6) to zero, and the result is given by (8)
The current becomes (9) ( )
Clearly, (9) is no longer valid for values greater than v 1max , as the equation then incorrectly predicts that the current starts to decrease again. For larger values of voltage, one side continues to take all the current, and the other side just becomes more firmly off. In real circuits, for large v 1 , the source voltage then starts to follow input voltage, limiting the total voltage to v 1max .
From (8), it can be seen that for larger current, the required switching voltage increases, while for larger W/L ratios, the switching voltage decreases. On one hand, large swing of switching voltage is robust for circuits and logic operation; on the other hand, considering the speed, large swing of the switching voltage is not appropriate according to (3) . So tradeoff between speed and robust should be made carefully. Normally, the swing of the switching voltage for CMOS circuits is about 0.4V, we choose 0.6V in our design and 150 μA as the tail current. Figure 5 shows the actual CML circuits used in the implemented DAC. Here, we use PMOS transistors as resistive loads instead of resistors for the reason that it has advantages of simplicity in layout and high integration density More schematics of the Current Mode Logic can be referred to [4] , [5] .
IV. LAYOUT IMPLEMENTATION
Two important parameters of DACs' static performance are integral nonlinearity (INL) and differential nonlinearity (DNL), which are related to the strategy of the layout implementation [7] . Inappropriate layout implementation can be great harmful to INL and DNL, because in the unit decoded matrix, it is difficult to make current sources identical due to layout mismatches, output impedance of the current source and switch, edge effects, voltage drops in the supply lines, thermal gradients, doping gradient, and oxide thickness. The nonlinear secondary effects which cause graded, symmetrical, and random errors also reduced linearity of DACs.
The DAC proposed in this paper employs a novel layout strategy to minimize the degradation of linearity caused by mismatches of current sources. This layout strategy will be referred to as quad quadrant (Q 2 ), because four (quad) units in every quadrant compose one current source [6] . The unit sequence of the unit current cells in the matrix for the DAC is illustrated in Figure 6 .
The 1024 current sources are divided into 16 Figure 6 . Sequence of the Q2 random walk scheme Figure 5 . CML circuits Figure 7 . Die photo of DAC chip Centro-symmetric regions, and then the 16 current sources in every region are divided into 8 Centro-symmetric regions. Since the 16 current sources in every region do not have exactly the residue, there is a remaining small second-order residue. By "random walking" through the 64 current sources, the residual error is not accumulated but rather "randomized", hence named Q 2 random walk scheme. Only 64 current sources are required for the DAC function. One of the 64 current sources is used as a biasing circuit.
The chip photograph is shown in Figure 7 . The chip has been implemented in a 2-poly, 4-metal 0.35μ m CMOS technology by Chartered Semiconductors, and occupies the active area of 2.2×2.2 mm2. The chip is divided into 2 parts: a simple DAC on the left side of the chip and another DAC with control circuits for certain applications on the right side of the chip.
V. EXPERIMENT RESULTS
The DAC is simulated in HSpice at a single power supply of 3.3V and the maximum output current for a pair of 50Ω termination resistors is 20mA to obtain the maximum single-ended analog output voltage of 0.5V. Figure 8 shows the simulated output of the DAC at a 2GHz update rate, while the input code changes from 0 to 1024. Figure 9 shows the DNL and INL of the DAC. As we can see, the measured DNL and INL of the DAC are both within ±0.6LSB.
VI. CONCLUSION
In this paper a 3.3V 10bit 2GHz CMOS DAC is designed. In order to achieve higher speed performance and lower power dissipation, CMOS CML is used to implement the logic cells. The DAC also employs a novel switching scheme called Q 
